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Abstract
A Boolean function f : {0, 1}n → {0, 1} is weighted symmetric if there exist a function g : Z →
{0, 1} and integers w0, w1, . . . , wn such that f(x1, . . . , xn) = g(w0 +
∑n
i=1 wixi) holds.
In this paper, we present algorithms for the circuit satisfiability problem of bounded depth
circuits with AND, OR, NOT gates and a limited number of weighted symmetric gates. Our
algorithms run in time super-polynomially faster than 2n even when the number of gates is
super-polynomial and the maximum weight of symmetric gates is nearly exponential. With an
additional trick, we give an algorithm for the maximum satisfiability problem that runs in time
poly(nt) · 2n−n1/O(t) for instances with n variables, O(nt) clauses and arbitrary weights. To the
best of our knowledge, this is the first moderately exponential time algorithm even for Max 2SAT
instances with arbitrary weights.
Through the analysis of our algorithms, we obtain average-case lower bounds and compression
algorithms for such circuits and worst-case lower bounds for majority votes of such circuits, where
all the lower bounds are against the generalized Andreev function. Our average-case lower bounds
might be of independent interest in the sense that previous ones for similar circuits with arbitrary
symmetric gates rely on communication complexity lower bounds while ours are based on the
restriction method.
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1 Introduction
We are concerned with bounded depth circuits with AND, OR, NOT and (weighted) symmetric
gates. Let Z be the set of integers and x1, x2. . . . , xn be Boolean variables. A Boolean function
f : {0, 1}n → {0, 1} is weighted symmetric if there exist a function g : Z→ {0, 1} and integers
w0, w1, . . . , wn such that f(x1, . . . , xn) = g(w0+
∑n
i=1 wixi) holds. If w1 = w2 = · · · = wn = 1
holds, then f is symmetric.
For example, if we set g(z) = sgn(z), where sgn(z) = 1 if and only if z ≥ 0, we
obtain majority functions as symmetric functions and linear threshold functions as weighted
symmetric functions. If we define g(z) = 1 if and only if z ≡ 0 mod m for an integer m ≥ 2,
then we obtain modulo m functions as symmetric functions.
A (weighted) symmetric gate is a logic gate that computes a (weighted) symmetric
function. We denote by SYMw the set of weighted symmetric gates such that maxi |wi| ≤ w
holds. When we consider satisfiability and compression algorithms, we assume that g(z) can
be evaluated in time polynomial in log2 |z|, where |z| denotes the absolute value of z. When
we consider circuit lower bounds, we assume that g is computable, i.e., there exists a Turing
machine that computes g.
1.1 Our contribution
Satisfiability Algorithms: In the circuit satisfiability problem (Circuit SAT), our task is,
given a Boolean circuit C, to decide whether there exists a 0/1 assignment to the input
variables such that C evaluates 1. If input instances are restricted to a class of Boolean
circuits C, the problem is called C-SAT. A naïve algorithm can solve Circuit SAT in time
O(poly(|C|) ·2n), where we denote by |C| the size of C and by n the number of input variables
of C respectively. We say an algorithm for C-SAT is moderately exponential time if it checks
the satisfiability of every C ∈ C in time poly(|C|) · 2n−ω(logn), i.e., super-polynomially faster
than 2n. We are interested in for which class C moderately exponential time satisfiability
algorithms exist.
Let SYMw◦AND(n,m) be the set of n-variate depth 2 circuits with a weighted symmetric
gate in SYMw at the top and at most m AND gates at the bottom. Let SYMw ◦AC0d(n,m)
be the set of n-variate unbounded fan-in depth d+ 1 layered circuits with AND, OR, NOT
gates and a weighted symmetric gate in SYMw such that the top gate is the weighted
symmetric gate and each layer contains at most m gates. Let AC0d[SYMw](n,m, t) be the
set of n-variate unbounded fan-in depth d layered circuits with AND, OR, NOT gates and at
most t weighted symmetric gates in SYMw such that each layer contains at most m gates.
In this paper, we show moderately exponential time algorithms for the counting version
of C-SAT, where C ∈ {SYMw ◦AND(n,m),SYMw ◦AC0d(n,m),AC0d[SYMw](n,m, t)},
as follows.
I Theorem 1 (depth 2, weighted symmetric gate at the top, AND gates at the bottom). We can
count the number of satisfying assignments for C ∈ SYMw ◦AND(n,m) deterministically
in time
poly(n,m, logw) · 2n−Ω((n/ log(mw))logn/4 log(nm))
and exponential space.
The running time is super-polynomially faster than 2n when, e.g., m = no(logn/ log logn) and
w = 2n0.99 . Note that SYM2n contains all Boolean functions (if we ignore the assumption
that g(z) can be evaluated in time polynomial in log2 |z|). The heart of our algorithms is
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a (seemingly new) bottom fan-in reduction technique inspired by recent developments on
the analysis of “greedy restriction” by “concentrated shrinkage” [51, 54, 17, 49]. With an
additional trick, we give an algorithm for the maximum satisfiability problem that runs in
time poly(nt) · 2n−n1/O(t) for instances with n variables, O(nt) clauses and arbitrary weights.
To the best of our knowledge, this is the first moderately exponential time algorithm even
for Max 2SAT instances with arbitrary weights.
We extend the above algorithm with the help of the depth reduction algorithm due to
Beame, Impagliazzo and Srinivasan [7].
I Theorem 2 (depth d, weighted symmetric gate only at the top). We can count the number
of satisfying assignments for C ∈ SYMw ◦AC0d(n,m) deterministically in time
poly(n,m, logw) · 2n−Ω
(
(n/22d(logm)
4/5
log(mw))logn/9 logm
)
and exponential space.
The running time is super-polynomially faster than 2n when, e.g., m = 2(logn/4d)5/4 and
w = 2n0.49 .
We further extend the above algorithm relying on the circuit transformation techniques
due to Beigel, Reingold and Spielman [9] and Beigel [8].
I Theorem 3 (depth d, t(n) weighted symmetric gates). We can count the number of satisfying
assignments for C ∈ AC0d[SYMw](n,m, t) deterministically in time
poly(n,m, d, t, logw) · 2n+O(t logmw)−Ω
(
(n/24d(logm)
4/5
t log(mw))
logn
18 logm
)
and exponential space.
The running time is super-polynomially faster than 2n when, e.g., m = nc, w = 2n
1
40c and
t = n 140c , where c ≤ log1/4 n2(4d)5/4 .
Although our algorithms run in time super-polynomially faster than 2n instead of expo-
nentially faster than 2n (2(1−ε)n for a universal constant ε > 0), this seems unavoidable due
to the Strong Exponential Time Hypothesis (SETH) [12, 32, 34]: The hypothesis states that
for all k, there exists εk > 0 such that the satisfiability problem of k-CNF formulas cannot
be solved in time 2(1−εk)n. SETH has been used in proving conditional time lower bounds
for several exponential time and polynomial time algorithms, see, e.g., [21, 37, 40].
Circuit Lower Bounds: Through the analysis of our satisfiability algorithms, we obtain the
following average-case lower bounds.
I Theorem 4 (depth 2, weighted symmetric gate at the top, AND gates at the bottom). There
exists a constant α > 0 such that for every m,w and sufficiently large n, there exists a
polynomial time computable function fn,m,w such that for every C ∈ SYMw ◦AND(n,m),
it holds that
Pr
x∈{0,1}n
[f(x) = C(x)] ≤ 12 + 2
−Ω((n/ log(mw))α logn/ log(nm)).
We also obtain similar average-case lower bounds for SYMw ◦AC0d(n,m) and
AC0d[SYMw](n,m, t), see Theorems 12 and 13 in Section 5.
Our average-case lower bounds might be interesting in the sense that (1) previous ones
for similar circuits with arbitrary symmetric gates rely on communication complexity lower
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bounds while ours are based on the restriction method and (2) we are not aware of (even
worst-case) lower bounds for SYMw ◦AND with w = nω(logn).
Let C be a set of Boolean circuits and MAJ ◦ C be the set of Boolean circuits, where
C ∈ MAJ ◦ C is a majority vote of C circuits, i.e., C(x) = sgn(C1(x) + · · · + Cs(x) + w0)
holds for some C1, . . . , Cs ∈ C and an integer w0.
Combining the above average-case lower bounds and the discriminator lemma due to
Hajnal, Maass, Pudlák, Szegedy and Turán [27], we obtain the following worst-case lower
bounds.
I Theorem 5 (majority vote of depth 2, weighted symmetric gate at the top, AND gates
at the bottom). There exists a constant α > 0 such that for every m,w and sufficiently
large n, there exists a polynomial time computable function fn,m,w such that any C ∈
MAJ ◦ SYMw ◦AND(n,m) cannot compute fn,m,w if the majority gate at the top of C
has fan-in at most 2o((n/ log(mw))
α logn/ log(nm)).
We also obtain similar worst-case lower bounds for MAJ ◦ SYMw ◦AC0d(n,m), MAJ ◦
AC0d[SYMw](n,m, t) (and AC0d[SYMw](n,m, t) with different parameters), see Theor-
ems 24, 25 and 26 in Section 6.
Compression Algorithms: In the circuit compression problem (Circuit CMP), our task is,
given the truth table of an s-sized Boolean circuit C and an integer s′ ≥ s, to construct a
Boolean circuit C ′ that is at most s′-sized and computes the same function as C. If input
instances are restricted to a class of Boolean circuits C, the problem is called C-CMP. In
C-CMP, we do not have to construct C ′ as a circuit in C. Since every n-variate Boolean
function can be represented as a (1+o(1))2
n
n -sized circuit [39]1, the problem is interesting if
s′  2n/n and in particular we consider the case s′ = 2n−ω(logn).
A compression algorithm is efficient if it runs in time 2O(n) given the truth table of an
n-variate Boolean function. Note that input length is 2n and an efficient algorithm runs in poly-
nomial time. The running time analyses of our satisfiability algorithms imply efficient compres-
sion algorithms. Let C ∈ {SYMw◦AND(n,m),SYMw◦AC0d(n,m),AC0d[SYMw](n,m, t)}.
We obtain deterministic efficient algorithms for C-CMP if parameters n,m,w, d, t are such
that the corresponding algorithms for C-SAT run in time 2n−ω(logn).
1.2 Background
Bounded Depth Circuits with (Weighted) Symmetric Gates: Let AC0 be the set of
bounded depth circuits with AND, OR and NOT gates, AC0[m] be the set of AC0 circuits
with modulo m gates, AC0[MAJ] be the set of AC0 circuits with majority gates (also
known as TC0), AC0[THR] be the set of AC0 circuits with linear threshold gates and
AC0[SYMw] be the set of AC0 circuits with gates in SYMw. Note that for every linear
threshold gate, there exists a polynomial size depth 2 majority circuit that computes it [24].
In their seminal work, Razborov [46] and Smolensky [55] showed exponential lower
bounds on the size of AC0[m] circuits computing majority or mod q functions when m, q
are prime powers and relatively prime. Since then, people have been trying to obtain
super-polynomial size lower bounds against stronger circuit classes such as AC0[m] with
arbitrary m or AC0[MAJ]. Despite much effort of researchers, super-polynomial size
lower bounds have been only shown for such circuit classes with some restriction, see,
1 Such a representation can be obtained in time 2O(n).
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e.g., [4, 9, 14, 22, 23, 26, 27, 28] (here we consider circuits computing “explicit” Boolean
functions, i.e., functions in NP).
One of the best studied restriction is limiting the number of (weighted) symmetric gates.
The following lower bounds are known:
(Worst-case lower bounds) Exponential lower bounds for AC0[MAJ] circuits with no(1)
majority gates [6, 8] and AC0[THR] circuits with o(logn) linear threshold gates [44].
(Average-case lower bounds) super-polynomial lower bounds forAC0[SYM1] circuits with
o(log2 n) symmetric gates [58]; arbitrary large polynomial lower bounds for AC0[SYM1]
circuits with n1−o(1) symmetric gates and AC0[THR] circuits with n1/2−o(1) linear
threshold gates [38].
The above average-case lower bounds are based on the results of Håstad and Goldmann [29]
and Razborov and Wigderson [48] that show average-case lower bounds for SYM1 ◦AND
circuits from the communication complexity lower bounds due to Babai, Nisan and Szegedy [5]
and also show worst-case lower bounds for MAJ ◦ SYM1 ◦AND circuits using the discrim-
inator lemma.
Circuit Satisfiability: Studying moderately exponential time algorithms for Circuit SAT is
motivated by not only the importance in practice, e.g., logic circuit design and constraint
satisfaction but also the viewpoint of Boolean circuit complexity. As pointed out by several
papers such as [60, 65], there are strong connections between proving circuit lower bounds
for C and designing moderately exponential time algorithms for C-SAT; see also excellent
surveys [52, 43, 62]. Typical such connections are:
(1) Some proof techniques such as deterministic/random restriction (shrinkage analys-
is/switching lemma) simultaneously prove circuit lower bounds for C and provides C-SAT
algorithms [51, 31, 7, 54, 17, 16, 15, 20, 25].
(2) Williams [60, 64] showed that if we obtain a moderately exponential time algorithm
for C-SAT and C satisfies some closure property, then we also have a separation of complexity
classes such as ENP * C or NE * C, where ENP is the set of languages decidable by
exponential time Turing machines with NP oracles and NE is the set of languages decidable
by non-deterministic exponential time Turing machines; see also [59, 61, 63, 10, 35] for the
improvement of such connections. Since then, people have developed moderately exponential
time satisfiability algorithms for various circuit classes [33, 18, 30, 1, 3, 2, 42, 19, 57]. In
particular, one of the current best lower bounds, NE * ACC0 ◦THR (also NE * ACC0 ◦
SYM1), was obtained through satisfiability algorithms [63], where ACC0 :=
⋃
mAC
0[m].
Circuit Compression: Circuit CMP is a relaxed version of the circuit minimization problem.
Chen, Kabanets, Kolokolova, Shaltiel and Zuckerman [17] established a connection between
compression algorithms and circuit lower bounds as follows: If there exists a deterministic
efficient algorithm for C-CMP, then NEXP * C. They also gave efficient compression
algorithms for AC0 circuits, Boolean formulas and branching programs of certain size range.
Srinivasan [56] showed an efficient compression algorithm for AC0[m] with a prime power m.
Carmosino, Impagliazzo, Kabanets and Kolokolova [13] established interesting connections
between the tasks of compression/learning and “natural properties” in the sense of Razborov
and Rudich [47].
2 Preliminaries
We use random access machines as our computation model. For a set S, we denote by |S|
the cardinality of S.
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A literal is either a Boolean variable or its negation. A term is a conjunction of literals.
A Boolean circuit is a directed acyclic graph whose source nodes are labeled by literals or
constants and internal and sink nodes are labeled by logic gates such as AND, OR, NOT, or
weighted symmetric gates. A Boolean circuit with a single sink node computes a Boolean
function in a natural way. We call source nodes and a sink node input nodes and output
node respectively. The depth of a node is defined as the length of the longest path from it to
the output node. The depth of a Boolean circuit is the maximum value of the depth over all
nodes. A Boolean circuit is layered if for every edge (u, v), u and v have depth d and d+ 1
for some d.
A Boolean circuit C : {0, 1}n → {0, 1} is satisfiable if there exists a satisfying assignment
for C, i.e., an assignment a ∈ {0, 1}n such that C(a) = 1 holds. For two Boolean functions (or
circuits) f, g in the same variables, we write f ≡ g if f(a) = g(a) holds for all a ∈ {0, 1}n. A
Boolean function f : {0, 1}n → {0, 1} is k-junta if it depends on at most k variables, i.e., there
exist g : {0, 1}k → {0, 1} and 1 ≤ i1 < · · · < ik ≤ n such that f(x1, . . . , xn) = g(xi1 , . . . , xik)
holds.
Let V = {x1, . . . , xn}. A restriction is a mapping ρ : V → {0, 1, ∗}. The meaning of ρ is
that if ρ(xi) ∈ {0, 1}, then we assign the value ρ(xi) to xi, and if ρ(xi) = ∗, then we leave xi
as it is. Thus, when we apply a restriction ρ to a Boolean function f , we obtain the Boolean
function f |ρ defined over the variables ρ−1(∗). We also apply a restriction ρ to a Boolean
circuit C and obtain a Boolean circuit C|ρ. When we apply a restriction ρ to a Boolean
circuit C, we simplify a Boolean circuit C using the identities 0∧ f ≡ 0, 1∧ f ≡ f repeatedly
(each appearance of L.H.S. is replaced by R.H.S.).
A restriction decision tree T over x1, . . . , xn is an ordinary decision tree except that leaves
are not necessarily labeled by 0 or 1. The height of T is defined as the number of nodes on
the longest path from the root to a leaf and the size of T is defined as the number of nodes
in T . We identify a path from the root to a leaf with a restriction. A random root-to-leaf
path is sampled by repeatedly selecting a child of the current node uniformly at random from
the root. Note that a path of length ` is chosen with probability 2−`.
3 A Dynamic Programming Algorithm for SYMw ◦ANDk
We denote by g ◦ANDk(n,m,w) the set of n-variate Boolean circuits of the form g(w0 +∑s
i=1 witi), where g : Z → {0, 1}, s ≤ m, w0, w1, . . . , ws ∈ Z,max0≤i≤s |wi| ≤ w, and
t1, . . . , ts are terms that contain at most k-literals such that ti 6= tj holds for i 6= j. We define
SYMw ◦ANDk(n,m) :=
⋃
g:Z→{0,1}
g ◦ANDk(n,m,w).
We specify an element C in SYMw ◦ANDk(n,m) as C = {g, w0, (t1, w1), . . . , (ts, ws)} and
call s and max0≤i≤s |wi| the size and the maximum weight of C respectively.
For a restriction ρ, we simplify C|ρ = {g, w0, (t1|ρ, w1), . . . , (ts|ρ, ws)} repeatedly if there
exists a pair (i, j), 1 ≤ i < j ≤ s such that ti|ρ ≡ tj |ρ holds. That is, we delete (tj |ρ, wj) and
replace (ti|ρ, wi) by (ti|ρ, wi + wj). If there are multiple such pairs, we may handle them in
arbitrary order.
Our first satisfiability algorithm for SYMw ◦ANDk(n,m) is described in Fig. 1. The
algorithm involves two parameters n′,m′ that are specified in the proof of Theorem 6.
The basic idea is as follows:
Step 1: We construct a table T that contains pairs of the form (C,#sat(C)) for every circuit
C in g ◦ANDk(n′,m′, w′), where #sat(C) denotes the number of satisfying assignments
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Algorithm1(C = {g, w0, (t1, w1), . . . , (ts, ws)}: instance, n,m, k, w: integer)
01: if C /∈ SYMw ◦ANDk(n,m), return ⊥.
02: T ← ∅. /∗ table for dynamic programming ∗/
03: for each C ∈ g ◦ANDk(n′,m′, (s+ 1) · w), /∗ lexicographical order ∗/
04: T ← T ∪ {(C,#sat(C))}. /∗ brute force search ∗/
05: N ← 0.
06: for each ρ : V → {0, 1, ∗} such that ρ−1(∗) = {x1, . . . , xn′},
07: N ← N + #sat(C|ρ). /∗ binary search in T ∗/
08: return N .
Figure 1 A Dynamic Programming Algorithm for SYMw ◦ANDk.
for C and n′,m′, w′ are appropriately chosen parameters. Furthermore, pairs are sorted
in the lexicographical order with respect to the first coordinate C so that we can use
binary search. To do so, we check the number of satisfying assignments for every circuit
in g ◦ANDk(n′,m′, w′) one by one in the lexicographical order using brute force search.
Step 2: Let C be an input instance in g◦ANDk(n,m,w). For each restriction ρ that assigns
∗ to the first n′ variables of C, we check the number of satisfying assignments for C|ρ
using binary search in T and output the sum of them.
We will show the following theorem.
I Theorem 6. We can count the number of satisfying assignments for C ∈ SYMw ◦
ANDk(n,m) deterministically in time
poly(n,m, logw) · 2n−Ω((n/ log(mw))1/k))
and exponential space.
Proof. We denote by |g◦ANDk(n,m,w)| the cardinality of g◦ANDk(n,m,w). To evaluate
the running time of (Step 1), we upper bound the size of the table T using the following fact.
I Fact 7. For all m, we have
|g ◦ANDk(n,m,w)| ≤ (2w + 1)
∑k
i=0
2i(ni) ≤ 2(k+1)(2n)k log(2w+1).
Proof. Note that
∑k
i=0 2i
(
n
i
)
is the number of different terms that consist of at most k-literals
(including a constant function 1). Each term has a weight in {−w,−w+1, . . . , w−1, w}. Thus,
we have the first inequality. The second inequality follows from an elementary calculation. J
Thus, we can bound the running time of Lines 03-04 from above by
2(k+1)(2n
′)k log(2(m+1)w+1) × poly(m′, log(mw)) · 2n′ ,
where we set m′ =
∑k
i=0 2i
(
n′
i
) ≤ (k + 1)(2n′)k.
Next we evaluate the running time of (Step 2). Note that the following guarantees that
every C|ρ in Line 06 belongs to g ◦ANDk(n′,m′, (m+ 1) · w).
I Fact 8. Let C = {g, w0, (t1, w1), . . . , (tm, wm)}. If C ∈ g ◦ANDk(n,m,w) holds, then
for all restriction ρ with |ρ−1(∗)| = n′, we have C|ρ ∈ g ◦ANDk(n′,m′, (m+ 1) · w).
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Proof. By the definition of SYMw ◦ANDk(n,m), we have
∑s
i=0 |wi| ≤ (m + 1)w. This
implies the maximum weight of C|ρ is at most (m+ 1)w. J
For each C|ρ, binary search in Line 07 takes time at most
log2 |g ◦ANDk(n′,m′, (m+ 1) · w)| × poly(m′, log(mw)) = poly(m′, log(mw)).
Thus, we can bound the running time of Lines 06-07 above by
poly(m,m′, log(mw)) · 2n−n′ .
If we set n′ =
(
n
(k+1)2k+1 log(2(m+1)w+1)
)1/k
= Θ((n/ log(mw))1/k), the total running
time of Algorithm1 is bounded from above by poly(n,m, logw) · 2n−Ω((n/ log(mw))1/k). This
completes the proof. J
I Remark. In the case when g(z) = sgn(z), we can reduce the weight of the top gate of C|ρ
from (m+ 1)w to 2n′O(k) efficiently by Theorem 16 in [41]. With this trick, we can handle
Max SAT instances with arbitrary weights.
4 A Greedy Restriction Algorithm for SYMw ◦ANDk
For a term t, we denote by |t| the width of t, i.e., the number of literals in t and by var(t)
the set of variables that appear in t (possibly negated). Let C ∈ SYMw ◦ANDk(n,m) be
a circuit {g, w0, (t1, w1), . . . , (ts, ws)}. We define var`(C) := ∪i:|ti|≥`var(ti), freq`(C, x) :=
|{ti ∈ C | x ∈ var(ti), |ti| ≥ `}|, and L`(C) :=
∑
i:|ti|≥` |ti|.
Our second satisfiability algorithm for SYMw ◦ANDk(n,m) is described in Fig. 2. The
basic idea is as follows:
Step 1: Choose a positive integer ` according to the input. We seek for a variable, say x,
that occurs most frequently in terms of width at least `. We recursively run the algorithm
for C|x=0 and C|x=1. Here C|x=a denotes the circuit obtained from C by applying a
restriction ρ such that ρ(x) = a ∈ {0, 1} and ρ(x′) = ∗ for x′ 6= x.
Step 2: If there is no term of width at least `, we call Algorithm1.
We will show the following theorem which implies Theorem 1 by setting k = n.
I Theorem 9. We can count the number of satisfying assignments for C ∈ SYMw ◦
ANDk(n,m) deterministically in time
poly(n,m, logw) · 2n−Ω((n/ log(mw))logn/4 log(km))
and exponential space.
Proof. Let us define a sequence of random variables {Ci} inductively as C0 := C and
Ci+1 := Ci|x=a, where x = arg maxx∈var(Ci) freq`(Ci, x) and a is a uniform random bit.
We can think of the computation of Algorithm2 as a rooted binary tree. That is, the
root node is labeled with C0, the left and right children of the root are labeled with C0|x=0
and C0|x=1, and so on. Then, if we pick a node of depth n− n′ uniformly at random, the
distribution of its label is identical to that of the random variable Cn−n′ .
We would like to bound the running time of Algorithm2(Cn−n′ , n′, n′, `). It is obviously
bounded from above by poly(n,m, logw) · 2n′ . Furthermore, if L`(Cn−n′) < n′2 holds, the
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Algorithm2(C = {g, w0, (t1, w1), . . . , (ts, ws)}: instance, n, n′, `: integer)
01: if n > n′,
02: x = arg maxx∈var(C) freq`(C, x).
03: N0 ← Algorithm2(C|x=0, n− 1, n′, `).
04: N1 ← Algorithm2(C|x=1, n− 1, n′, `).
05: return N0 +N1.
06: else
07: N ← 0.
08: for each ρ : var(C)→ {0, 1, ∗} such that ρ−1({0, 1}) = var`(C),
09: w′ ← the maximum weight of C|ρ.
10: N ← N+ Algorithm1(C|ρ, n− |var`(C)|,m′, `− 1, w′).
11: return N .
Figure 2 A Greedy Restriction Algorithm for SYMw ◦ANDk.
running time can be bounded by 2n′/2× (the running time of Algorithm1(C ′, n′/2,m′, `−
1, w′)) for C ′ ∈ SYMw′ ◦AND`−1(n′/2,m′) with m′ = ` · (n′)`−1 and w′ = (m+ 1)w. We
need the following lemma.
I Lemma 10 (Greedy bottom fan-in reduction). Let C ∈ SYMw ◦ANDk(n,m). For all
n′ ≥ 4, we have
Pr
[
L`(Cn−n′) ≥ 2` · L`(C) ·
(
n′
n
) `+2
2
]
< 2−n
′
.
Since L`(C) ≤ km, if we set n′ = 116
(
n
km
)2/` · n in the above lemma, we have
2` · L`(C) ·
(
n′
n
) `+2
2
≤ n
′
2 ,
that is, we have L`(Cn−n′) < n′/2 with probability at least 1− 2−n′ . If we set ` = 4 log(km)logn ,
then the total running time of Algorithm2 is bounded from above by the sum of
poly(n,m, logw) · 2n−n′ · 2−n′ · 2n′
and
poly(n,m, logw) · 2n−n′ · (1− 2−n′) · 2n′/2 · 2n′/2−Ω((n′/(log(m′w′))1/`)
according to whether L`(Cn−n′) ≥ n′/2 holds or not. An elementary calculation completes
the proof. J
I Remark. The novelty of our algorithm and its analysis is a new way of reducing the
bottom fan-in of circuits in a greedy manner. Intuitively, given a SYMw ◦ANDk circuit
with m gates, greedy restriction produces a collection of SYMw′ ◦ ANDk′ circuits with
k′ = O(log(km)/ logn) such that at least one of the circuits in the collection is satisfiable if
and only if so is the original circuit. Note that previous techniques such as Schuler’s width
reduction [53, 11] or the standard random restriction achieve k′ = O(log(m/n)) and this
bound is not sufficient for our purpose.
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5 Average-Case Circuit Lower Bounds
Through the analysis of our satisfiability algorithms, we obtain the following average-case
lower bounds.
I Theorem 11 (depth 2, weighted symmetric gate at the top, AND gates at the bottom).
There exists a constant α > 0 such that for every m,w and sufficiently large n, there exists a
polynomial time computable function fn,m,w such that for every C ∈ SYMw ◦AND(n,m),
it holds that
Pr
x∈{0,1}n
[fn,m,w(x) = C(x)] ≤ 12 + 2
−Ω((n/ log(mw))α logn/ log(nm)).
I Theorem 12 (depth d, weighted symmetric gate only at the top). There exists a constant
α > 0 such that for every m,w, d and sufficiently large n, there exists a polynomial time
computable function fn,m,w,d such that for every C ∈ SYMw ◦AC0d(n,m), it holds that
Pr
x∈{0,1}n
[fn,m,w,d(x) = C(x)] ≤ 12 + 2
−Ω
(
(n/22d(logm)
4/5
log(mw))α logn/ logm
)
.
I Theorem 13 (depth d, t(n) weighted symmetric gates). There exists a constant α > 0
such that for every m,w and sufficiently large n, there exists a polynomial time computable
function fn,m,w,d,t such that for every C ∈ AC0d[SYMw](n,m, t), it holds that
Pr
x∈{0,1}n
[fn,m,w,d,t(x) = C(x)] ≤ 12 + 2
−Ω
(
(n/22d(logm
′)4/5 log(m′w′))α logn/ logm
′
)
,
where m′ = m2t+1 and w′ = (mw)2t+1 .
In the rest of this section, we give a proof of Theorem 11. The proof of Theorem 12 is
similar and we omit proof. Theorem 13 immediately follows from Theorem 12 with the idea
of the proof of Theorem 5.1 in [8].
5.1 Generalized Andreev function
In this section, we review the construction of average-case hard Boolean functions due
to [17, 36]. We begin with some definitions.
I Definition 14 (Statistical distance). Two distributions X,Y over a set E are ε-close if
|Pr[X ∈ A]−Pr[Y ∈ A]| ≤ ε holds for every A ⊆ E.
I Definition 15. A set A ⊆ {0, 1}n is a subcube of dimension k if there exist 1 ≤ i1 < · · · <
ik ≤ n and ai1 , . . . , aik ∈ {0, 1} such that A = {x ∈ {0, 1}n | xi1 = ai1 , . . . , xik = aik}.
I Definition 16 (Bit-fixing extractor). A function f : {0, 1}n → {0, 1}m is an (n, k,m, ε)-
bit-fixing extractor if f(X) and the uniform distribution over {0, 1}m are ε-close for every
distribution X that is uniform over a subcube of {0, 1}n of dimension at least k.
We need the following explicit construction due to Rao.
I Lemma 17 (Efficient bit-fixing extractor [45]). There exist constants α, β > 0 such that
for every k ≥ (logn)α, there exists a polynomial time computable Extn,k : {0, 1}n → {0, 1}m
that is an (n, k,m, ε)-bit-fixing extractor with m = 0.9k and ε ≤ 2−kβ .
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We also need an efficient and explicit construction of list decodable codes.
I Definition 18 (List-Decodable Code). A function f : {0, 1}k → {0, 1}n is (p, L)-list-
decodable if |{y ∈ {0, 1}k | ∆(f(x), f(y)) ≤ pn}| ≤ L holds for every x ∈ {0, 1}k, where
∆(a, b) denotes the Hamming distance between a and b.
I Lemma 19 (Efficient List-Decodable Code (Folklore), see Theorem 6.4 in [17]). There exists
a function Encn,r : {0, 1}4n → {0, 1}2r that is (p, L)-list-decodable with p = 1/2−O(2−r/4)
and L = O(2r/2). Furthermore, there exists an algorithm that, given x ∈ {0, 1}4n and
z ∈ {0, 1}2r , computes (Encn,r(x))z in polynomial time.
We are ready to define the average-case hard Boolean functions: The generalized Andreev
function An,k : {0, 1}4n × {0, 1}n → {0, 1} is defined as An,k(x, y) := (Encn,0.9k(x))Extn,k(y).
Let K(x) denote the Kolmogorov complexity of a string x ∈ {0, 1}∗. The following lemma
plays an important role in the proofs of our average-case lower bounds.
I Lemma 20 (Theorem 6.5 in [17]). There exist constants α, γ > 0 such that the following
holds. Let k ≥ (logn)α and C be a k-variate circuit whose binary description length is at
most n in a some fixed encoding scheme. Let ρ : {x1, . . . , xn} → {0, 1, ∗} be a restriction with
|ρ−1(∗)| = k. Fix a ∈ {0, 1}4n with K(a) ≥ 3n and define f(y) := An,k(a, y). Then, we have
Pr
y′∈{0,1}k
[C(y′) = f |ρ(y′)] ≤ 12 +
1
2kγ .
The following fact can be shown by a counting argument.
I Fact 21. For every 0 < p < 1, Prx∈{0,1}n [K(x) ≤ (1− p)n] ≤ 2−pn+1.
5.2 Proof of Theorem 11
Fix n,m,w and let n′ = (n/ log(mw))logn/4 log(nm). Select any a ∈ {0, 1}4n with K(a) ≥ 3n
and let f(y) := An,n′(a, y). We show the following lemma.
I Lemma 22. For every C ∈ SYMw ◦AND(n,m), it holds that
Pr
y∈{0,1}n
[C(y) = f(y)] ≤ 12 + 2
−Ω(n′γ),
where γ > 0 is a universal constant from Lemma 20.
Assuming this, the proof of Theorem 11 is complete since by Fact 21, we have
Pr
x,y
[An,n′(x, y) = C(x, y)] ≤ Pr
x
[K(x) < 3n] +Pr
x
[K(x) ≥ 3n]
× Pr
x,y
[An,n′(x, y) = C(x, y) | K(x) ≥ 3n]
≤ 2−Ω(n) + max
x:K(x)≥3n
Pr
y
[An,n′(x, y) = C(x, y)]
≤ 2−Ω(n) + 12 + 2
−Ω(n′γ).
.
Proof of Lemma 22. We can see that from the proofs of Theorems 6 and 9, C can be
computed by a restriction decision tree T of height n−n′ such that (1) each leaf is labeled by
a circuit in SYMw′ ◦ANDk′(n′,m′) for some m′, k′, w′ and (2) except for a 2−nΩ(1) fraction
of leaves, such a circuit can be described by using at most n bits (due to Fact 7). Let σ(C)
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denote the description length of a circuit C in a fixed encoding scheme. Let ρ be a random
restriction sampled by selecting a leaf of T uniformly at random and yρ be a uniform random
element of {0, 1}ρ−1(∗). Then, we have
Pr
y
[C(y) = f(y)] ≤ Pr
ρ
[σ(C|ρ) > n] +Pr
ρ
[σ(C|ρ) ≤ n]
× Pr
ρ,yρ
[C|ρ(yρ) = f |ρ(yρ) | σ(C|ρ) ≤ n] ≤ 2−nΩ(1) + 12 + 2
−Ω(n′γ),
where the last inequality is by Item (2) above and Lemma 20. This completes the proof. J
6 Worst-Case Lower Bounds
From the average-case lower bounds in Section 5, we obtain the following worst-case lower
bounds.
I Theorem 23 (majority vote of depth 2, weighted symmetric gate at the top, AND gates at
the bottom). There exists a constant α > 0 such that for every m,w and sufficiently large n,
there exists a polynomial time computable function fn,m,w such that C ∈MAJ ◦ SYMw ◦
AND(n,m) cannot compute fn,m,w if the majority gate at the top of C has fan-in at most
2o((n/ log(mw))
α logn/ log(nm)).
I Theorem 24 (majority vote of depth d, weighted symmetric gate only at the top). There
exists a constant α > 0 such that for every m,w, d and sufficiently large n, there ex-
ists a polynomial time computable function fn,m,w,d such that any C ∈ MAJ ◦ SYMw ◦
AC0d(n,m) cannot compute fn,m,w,d if the majority gate at the top of C has fan-in at most
2
o
(
(n/22d(logm)
4/5
log(mw))α logn/ logm
)
.
I Theorem 25 (majority vote of depth d, t(n) weighted symmetric gates). There exists a
constant α > 0 such that for every m,w, d, t and sufficiently large n, there exists a polynomial
time computable function fn,m,w,d,t such that any C ∈MAJ ◦AC0d[SYMw](n,m, t) cannot
compute fn,m,w,d,t if the majority gate at the top of C has fan-in at most
2
o
(
(n/22d(logm
′)4/5 log(m′w′))α logn/ logm
′
)
, where m′ = m2t+1 and w′ = (mw)2t+1 .
I Theorem 26 (depth d, t(n) weighted symmetric gates). There exists a constant α > 0 such
that for every m,w, d, t and sufficiently large n, there exists a polynomial time computable
function fn,m,w,d,t such that any C ∈ AC0d[SYMw](n,m, t) cannot compute fn,m,w,d,t if
t = o
(
(n/22d(logm
′)4/5 log(m′w′))α logn/ logm
′)
holds, where m′ = m(t+ 1) and w′ = mtwt+1.
We need a corollary of the discriminator lemma.
I Lemma 27 (Discriminator Lemma [27]). If a circuit C ∈MAJ ◦ C is a majority vote of k
circuits C1, . . . , Ck ∈ C, then for some 1 ≤ i ≤ k, we have
|Pr
x
[Ci(x) = 1 | C(x) = 1]− Pr
x
[Ci(x) = 1 | C(x) = 0]| ≥ 1
k
.
For f, g : {0, 1}n → {0, 1}, let Corr(f, g) := |Prx[f(x) = g(x)]−Prx[f(x) 6= g(x)]|.
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I Corollary 28. For ε ≥ 0, if C in Lemma 27 also satisfies that
|Pr
x
[C(x) = 0]− Pr
x
[C(x) = 1]| = 2ε,
then we have Corr(f, g) ≥ 1k − 2ε.
Theorems 23, 24 and 25 immediately follow from Theorems 11, 12 and 13 with Corollary 28.
Theorem 26 can be shown by combining the relation of circuit classes, Theorem 12 and
Corollary 28.
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